High Uniformity Screen and Epitaxial Layers for CMOS Devices

ABSTRACT

A transistor and method of fabrication thereof includes a screening layer formed at least in part in the semiconductor substrate beneath a channel layer and a gate stack, the gate stack including spacer structures on either side of the gate stack. The transistor includes a shallow lightly doped drain region in the channel layer and a deeply lightly doped drain region at the depth relative to the bottom of the screening layer for reducing junction leakage current. A compensation layer may also be included to prevent loss of back gate control.

RELATED APPLICATION

This application is a divisional of U.S. application Ser. No. 13/725,152 and now U.S. Pat. No. 8,883,600, which claims the benefit of U.S. Provisional Application No. 61/579,142, the disclosure of each is hereby incorporated by reference herein.

FIELD OF THE INVENTION

Wafers and die manufactured with CMOS compatible die and having high uniformity screen and epitaxial layers are described.

BACKGROUND

Even though electronic devices require matching transistors, in reality it is impossible to manufacture as few as two completely identical transistors, especially for nanometer scale transistors. Because of quantum mechanical effects and the randomness of transistor dopant arrangement, every transistor on a die differs slightly from each other, even if they are spaced only a few nanometers apart. This problem is even more acute when trying to replicate performance of widely spaced transistors that may be tens of thousands of nanometers apart on the same die, transistors on neighboring die in the same wafer, transistors on different wafers, or even transistors manufactured at different fabricating facilities. Variations can occur due to process differences resulting in line edge variation, to other unwanted patterning effects that change channel, gate, or spacer size, to effective work function variation due to composition or crystal formation differences in the gate; or at the atomic scale, to random dopant fluctuations in quantity and spatial positioning of individual dopants in or near the transistor channel.

Transistor matching issues generally increase in significance as transistors are decreased in size. For typical transistors, transistor width and length mismatch typically increases inversely proportional according to the square root of the transistor area. For certain transistor attributes such as off-state current or threshold voltage variation, the matching variation in nanometer scale transistors can be great enough to create an unacceptable die, or result in high device failure rates.

BRIEF DESCRIPTION OF THE DRAWINGS

For a complete understanding of the following disclosure, reference is now made to the following description taken in conjunction with the attached drawings of embodiments, wherein like reference numerals represent like parts, in which:

FIG. 1 illustrates a three dimensional cross section of two adjacent transistors;

FIG. 2 illustrates an inherent uncertainty in implant placement of dopant atoms in the respective channels of each transistor;

FIG. 3 illustrates dopant placement along the channel with representative graphs of dopant concentration and placement;

FIG. 4 illustrates a transistor formed on a well incorporating a heavily doped screening layer that completely extends under a gate area;

FIG. 5 illustrates an epitaxial transistor having a retrograde dopant profile;

FIG. 6 illustrates a similarly sized transistor with an atomically uniform screening layer;

FIG. 7 illustrates etch steps that thin portions of the epitaxial layer or, through well proximity effects, allow an increase or decrease in dopant layer concentration near isolation structures;

FIG. 8 illustrates constant thickness epitaxial layers with respect to a screening layer and a shallow trench isolation (STI) formed post-well implant to limit secondary dopant scattering;

FIGS. 9A-9D illustrate an example fabrication process for reducing junction leakage current in a transistor device;

FIG. 10 illustrates a comparison of a structure without a dLDD region, a structure with a dLDD region having a first dose and a structure with a dLDD region 910 having a second dose;

FIG. 11 illustrates the effect on leakage current for various implant conditions of a dLDD region;

FIG. 12 illustrates the effect that a dLDD region has on DIBL and σVt;

FIG. 13 illustrates a phosphorous grading implant for a transistor structure;

FIG. 14 illustrates a comparison of a structure with different doses of Phosphorous;

FIG. 15 illustrates a comparison of junction leakage current for different doses of Phosphorous;

FIG. 16 illustrates a comparison of DIBL and σVt at different doses and energies for Phosphorous;

FIG. 17 illustrates a junction leakage current comparison of the dLDD approach and the Phosphorous grading approach to a reference that does not include these approaches;

FIG. 18 illustrates a comparison of DIBL and σVt for each approach;

FIGS. 19A-19C illustrate the steps for a distributed source/drain implant process;

FIG. 20 illustrates a reduction in junction abruptness as a result of different thicknesses for a second offset spacer;

FIG. 21 illustrates a comparison of threshold voltage and junction leakage for different thicknesses of a second offset spacer and different doses of Phosphorous;

FIG. 22 illustrates a comparison of DIBL and σVt for different thicknesses of a second offset spacer;

FIG. 23 illustrates a deep implant for a compensation layer to help control out-diffusion from the source and drain.

DETAILED DESCRIPTION

Digital and analog transistors have been available in decreasing sizes over time, with transistor channel lengths that formerly were tens of thousands of nanometers being reduced a thousand-fold to a hundred nanometers or less in length. However, because of transistor variations maintaining matching electrical characteristics for such downwardly scaled transistors is difficult at nanometer scales, and can even be more difficult for supporting circuits requiring highly matched transconductance or threshold voltage.

As seen in FIG. 1, illustrating a three dimensional cartoon cross section of two adjacent transistors, an ideally matched 14 nanometer node CMOS FET transistor pair 100 separated by shallow trench isolation 130 includes two channels 110 and 112 formed from a semiconductor crystalline lattice (typically silicon or silicon-germanium). The channels 110 and 112 incorporate a small number of positively or negatively electrically charged dopant atoms in the lattice such as boron or arsenic. In addition, dopants can include deliberately implanted, but uncharged, diffusion mitigation atoms such as carbon, or various contaminant atoms that are either in the crystal lattice or in inter-lattice sites. For a transistor created to have a fourteen (14) nanometer gate length, there might be as few as 200 dopant atoms in a channel. Ideally, each transistor would have identical numbers and type of dopant atoms in the channel, and placement of the dopant atoms would be the same. However, in practice, as seen in two dimensional cartoon form in FIG. 2, the inherent uncertainty in implant placement of dopant atoms 120 and 122 in the respective channels of each transistor can result, for example, in distinctly differing chains or clusters of dopants, or significant gaps in dopant placement, all of which lead to variations in transistor properties. As will be appreciated, such fluctuations in dopant number and placement are a major contributor to transistor variation since depth of a depletion zone created by a gate induced electric field can substantially vary in accordance with dopant distribution. In addition to electrical effects relating to channel formation, presence of carbon or other uncharged atoms can interfere with charged carrier movement between source and drain of the transistor, providing variations in carrier mobility and transconductance.

One way of minimizing such transistor variation and mismatch is to greatly reduce or effectively eliminate dopants in the channel. For example, an undoped epitaxial layer capable of acting as a channel can be selectively grown, with controlled ion implantation to form a channel. Unfortunately, while this can reduce random dopant fluctuations, such substantially undoped channels do not eliminate all problems associated with dopant variation. Instead, as seen in FIG. 3, which is a cartoon representing dopant placement along the channel, with representative graphs of dopant concentration and placement, variation in placement and amount of dopants around the channel will occur. Such dopant variations can occur because of out-diffusion from the source or drain, variations in dopant implant depth along the channel, and variations in lateral and vertical dopant profiles, all leading to variations in transistor characteristics. In addition, halo implants are often used to create a localized, graded dopant distribution near a transistor source and drain that extends into the channel. Halo implants are often required by transistor designers who want to reduce unwanted source/drain leakage conduction or “punch through” current. In a manner similar to threshold voltage implants, conventional halo implants tend to introduce dopant species into unwanted areas through random dopant fluctuation caused by a variety of factors including scattering effects, crystal lattice channeling effects, lateral straggle, secondary diffusion, or simple variability in halo dopant energies and implantation angle.

To provide a range of highly matched transistor device types as seen in FIG. 4, a transistor 200 formed on a well can incorporate a heavily doped, defined thickness, and highly doped screening layer 212 that completely extends in the lateral direction under a gate area. In operation, a gate induced electric field and consequent depletion zone extends to the screening layer. Preferably, an undoped blanket epitaxial layer grown on the wafer to form a layer that extends across multiple transistors forms the undoped channel. Alternatively, a selective epitaxial channel layer is individually grown on this screening layer. In all instances, efforts are made to maintain the channel layer as undoped, unless the transistor design calls for a slightly doped channel, usually in order to achieve a higher threshold voltage. Unwanted diffusion is minimized by use of processing temperatures lower than 900 degrees or, or in addition to, Diffusion mitigation carbon caps can be included in the top layers of the screen to avoid the dopants from the screen from diffusing. Halo or threshold implants are minimized or absent. Since there is minimal dopant presence in the channel, there is minimal variation in dopant positioning or concentration in the channel, and transistor channels are well matched. However, this does not completely eliminate the problem of transistor mismatch, since epitaxial layer thickness can vary under the gate, causing substantial differences in threshold voltage or other transistor performance characteristics.

As seen in FIG. 4, to further reduce transistor mismatch, the screening layer 212 is maintained as an atomically uniform layer that extends a precise distance 216 from a gate dielectric 208. Screen layer 212 extends laterally across the channel to abut the source and drain 219, 220. Preferably, the screen layer 212 is positioned to be either just underneath and abutting the bottom of or is located at approximately the bottom ⅓ to ¼ of the lightly doped drain extensions 221, 222 and extending downward to form a preselected thickness wherein the screen layer 212 approximately ends a distance above the bottom horizontal portion of the source and drain 219, 220. The targeted thickness for the screen layer 212 depends on the device design in terms of requirements for threshold voltage and junction leakage, among other things, and to what extent a separate anti-punch through region (not shown) is used. The precise depth and thickness of the formed epitaxial channel layer is maintained over at least 80% of the gate dielectric area, and depth and thickness may slightly increase or decrease along the edge of the gate dielectric due to well proximity or etch effects. Typically, adjacent transistors will have a gate dielectric to screening layer thickness that only varies within a one-half nanometer range, while more distant transistors on the same die will still have a channel layer thickness that varies within one nanometer. Additionally, the screen layer can have a dopant concentration between 1×10¹⁸ and 1×10¹⁹ atoms per cubic centimeter or higher concentration, and further has a defined thickness of between five (5) and twenty (20) nanometers that varies no more than three (3) nanometers. The highly doped screen layer, together with the anti-punchthrough region (if present), creates a strong body coefficient, making the transistor amenable to be back-biased by electrically connecting a body tap to the screen layer. The back-biasing capability afforded by the highly doped screen layer enables greater flexibility for chip designs. Maintaining a controlled thickness 218 of the screening layer 212 additionally helps to match leakage current and body bias related performance factors. The tight control of screening layer positioning results in tight control of the depletion zone when the transistor gate is activated. For comparison, as seen in two dimensional cross section embodied in FIG. 5, a conventional transistor 300 having a retrograde dopant profile that is conventionally formed using buried implants may have an irregular depletion zone 304 due to varying concentrations and position of dopants. As seen in FIG. 6, similarly sized transistor 302 with an atomically uniform screening layer 312 will have a uniform depletion zone 314 set by the screening layer 312, and with minimal edge effects.

In certain embodiments, forming a blanket epitaxial layer can further include steps related to implanting or growing (via incorporation of dopants or diffusion mitigation atoms such as carbon) various channel dopant profiles deposited on a wafer over the screening layer. These profiles can extend across multiple die and transistor die blocks to give transistors with highly uniform three-dimensional structures. Such a blanket epitaxial layer, particularly after all well implants are done, helps to reduce upward migration of dopants emplaced during the well implants (to form the screening and other doped layers). In other embodiments, lightly doped Vt adjustment layers can be formed in but after formation of the epitaxial layer, allowing further adjustment of various transistor characteristics, including threshold voltage and leakage current, particularly in the context of forming a plurality of devices having different threshold voltage and other characteristics, for instance to create a SOC.

Transistors that contain the foregoing screening layer transistor structures are referred to herein as deeply depleted channel field effect transistors (DDC-FETs). DDC-FETs have a number of advantages in terms of electrical performance over conventional FETs at the same technology node. These advantages include, but are not in any way limited to, reduced subthreshold conduction (i.e., reduced off-state leakage current). Because modern integrated circuits typically include many millions of transistors, reduced off-state leakage current in these transistors can provide many benefits including a longer battery-life for a mobile device. DDC-FETs are also advantageous in terms of reduced threshold voltage variation across a given region of an integrated circuit. This type of threshold voltage variation is referred to as sigma Vt (σVt). Circuit designers recognize the many well-known benefits of reduced variation (or increased uniformity) in the electrical characteristics of the devices that are available for them to incorporate into their designs. By way of example and not limitation, the use of devices with a smaller variation in electrical characteristics can provide circuit designs with improved performance and allow the usage of lower supply voltage for the circuits while maintaining yield targets. Embodiments of various DDC-FET transistor structures and manufacturing processes suitable for use in the applications and processes according to the present disclosure are more completely described in U.S. Pat. No. 8,273,617 titled Electronic Devices and Systems, and Methods for Making and Using the Same, U.S. patent application Ser. No. 12/971,884 titled Low Power Semiconductor Transistor Structure and Method of Fabrication Thereof, U.S. patent application Ser. No. 12/971,955 titled Transistor with Threshold Voltage Set Notch and Method of Fabrication Thereof, and U.S. patent application Ser. No. 12/895,785 titled Advanced Transistors With Threshold Voltage Set Dopant Structures, the disclosures of which are hereby incorporated by reference in their entirety.

One exemplary process for forming a transistor begins at the well formation, which may be one of many different processes according to different embodiments and examples. Well formation is preferably before but may be after STI (shallow trench isolation) formation, depending on the application and results desired. Boron (B), indium (I) or other acceptor dopant materials may be used for P-type doping, and arsenic (As), antimony (Sb) or phosphorous (P) and other donor dopant of materials may be used for N-type doping. A germanium (Ge) followed by carbon (C) implant or in-situ doped carbon epi or cold or room temperature carbon implant may optionally be performed to reduce dopant migration. Well implants may include sequential implant, and/or epitaxial growth and implant of punch through suppression regions, with screening layers having a defined thickness and higher dopant density than the punch through suppression region. Threshold voltage set layers can be typically formed by implant or diffusion of dopants prior to or into a previously grown epitaxial layer formed on the already-doped screening region.

In some embodiments, the well formation may include a beam line implant of Ge/C followed by or done after B (for N-FET), As (for P-FET), or Sb (for P-FET) in multiple steps so as to form distinct regions for screen and threshold voltage (and anti-punchthrough, if any) followed by an epitaxial (EPI) pre-clean process, and followed finally by non-selective blanket EPI deposition. Alternatively, the well may be formed using plasma implants of the same aforementioned materials, followed by an EPI pre-clean, then finally a non-selective (blanket) EPI deposition. As yet another alternative, well formation may simply include well implants, followed by in-situ doped EPI (which may be selective or blanket) to form the screening layer and other doped regions. Embodiments described herein allow for any one of a number of devices configured on a common substrate with different well structures and according to different parameters. Shallow trench isolation (STI) formation, which, again, may occur before or after well formation, may include a low temperature trench sacrificial oxide (TSOX) liner at a temperature lower than 900 degrees C. A gate stack may be formed or otherwise constructed in a number of different ways, from different materials, and of different work functions. One option is a gate-first process that includes SiON/Metal/Poly and/or SiON/Poly, followed by high-k/Metal Gate. Another option, a gate-last process includes a high-k/metal gate stack wherein the gate stack can either be formed with “high-k first-Metal gate last” flow or “high-k last-Metal gate last” flow. Yet another option is a metal gate that includes a tunable range of work functions depending on the device construction. Next, Source/Drain extensions (lightly doped drain (LDD)) may be implanted, or optionally may not be implanted depending on the application. The dimensions of the extensions can be varied as required, and will depend in part on whether gate spacers are used and requirements for the gate width. In one option, there may be no tip (or LDD) implant. Next, the source and drain contacts are formed. In some embodiments, the PMOS source and drain is created by way of selective epi. In other embodiments, both PMOS and NMOS source and drain may be formed by selective epi as performance enhancers for creating strained channels and/or reduction of contact resistance.

As illustrated in FIG. 7, in certain embodiments etch steps can thin portions of the epitaxial layer, or preferably, through well proximity effects, allow an increase or decrease in dopant layer concentration near isolation structures. Well proximity effects are described in “Lateral Ion Implant Straggle and Mask Proximity Effect”, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 9, SEPTEMBER 2003. To prevent such implant related effects, use of a screening layer covered by blanket epitaxial layers can be used, along with post-well implant trench isolation eliminating much of the dopant scattering attributable to resist or isolation structures. Such structures are illustrated in cartoon form as FIG. 8, which shows constant thickness epitaxial layers with respect to a screening layer, and a shallow trench isolation (STI) formed post-well implant to limit secondary dopant scattering. Such structures are described in U.S. patent application Ser. No. 13/469,583 titled “Transistor with Reduced Scattered Dopants” the disclosure of which is herein incorporated by reference.

Though shown with a channel layer and screening layer underneath the gate, the transistor structure may be formed as a three layer stack with a screening layer, a threshold voltage control layer, and a channel layer. The threshold voltage control layer may be selectively doped to provide threshold voltage control for the transistor device.

For operation, the transistor device has a heavily doped screening layer preferably with a sharp doping profile to provide extremely low Drain Induced Barrier Lowering (DIBL) and threshold voltage variation between adjacent transistors (σVt). However, as a general matter, the higher dopant concentration of screen layer 212 with a sharper profile on the bottom can result in a higher junction leakage. This characteristic, while not a problem in most devices including regular or low Vt devices, for those device specifications that require ultra-low leakage current, additional techniques may be desired to help to minimize junction leakage. Described below are techniques that may be selectively or comprehensively integrated to achieve lower junction leakage current when called for in the device design. A typical application for the below techniques is for High Vt and Ultra-High Vt devices using a highly doped screening layer.

FIGS. 9A-9D show an example fabrication process for reducing junction leakage current in the transistor device. In FIG. 9A, the three layer stack is formed underneath a gate 900. The three layer stack includes a screening layer 902, a threshold voltage control layer 904, and a channel layer 906. Screening layer 902 may have a dopant concentration between 1×10¹⁸ and 1×10²⁰ atoms/cm³ with a thickness preferably between 5 and 20 nanometers. Threshold voltage control layer 904 has a dopant concentration less than screening layer 902, for example between 5×10¹⁷ and 1×10¹⁸ atoms/cm³ with a thickness preferably between 5 and 20 nanometers. For a NMOS device, screening layer 902 and threshold voltage control layer 904 may be formed with boron or other acceptor dopant materials, and may further include a carbon-doped region formed using in-situ epi or, if implanted, using a cold carbon implant or by first using a germanium pre-amorphization implant, in order to form a barrier to inhibit the migration of boron dopant atoms. Channel layer 906 is an undoped epitaxial layer formation with a thickness of 5 to 25 nanometers. An optional anti-punchthrough layer 907 may underlie the three layer stack of screening layer 902, threshold voltage control layer 904, and undoped channel layer 906.

In FIG. 9B, in an embodiment, a first offset spacer 908 is formed on the vertical sides of gate 900. A deep lightly doped drain (dLDD) region 910 is implanted into the structure and targeted to a preselected depth, which may be at a depth of the screening layer 902. The purpose of dLDD region 910 is to further grade the interface between screening layer 902 and the subsequently formed source and drain regions beyond benefits provided with a regular LDD. An example condition for forming dLDD region 910 may include a dose of 5×10¹³ to 1.5×10¹⁴ atoms/cm² at an energy of 10 to 14 keV. Arsenic may be used as the material for an NMOS dLDD region 910. After formation of dLDD region 910, a shallow lightly doped drain (sLDD) region 912 is implanted into the structure, preferably using conventional implant methods.

IN FIG. 9C, a second offset spacer 914 is formed preferably on the first offset spacer 908. A source region 916 and a drain region 918 are preferably formed next. FIG. 9D illustrates an exemplary location of dLDD region 910 in relation to screening layer 902, source region 916, and drain region 918.

FIG. 10 shows a comparison of a structure without a dLDD region 910, a structure with a dLDD region having a dose of 5×10¹³ atoms/cm² and a structure with a dLDD region 910 having a dose of 1×10¹⁴ atoms/cm² in an embodiment. The comparison shows that a reduction in junction abruptness is achieved through use of dLDD region 910. By reducing the junction abruptness of screening layer 902 between source region 916 and drain region 918, a reduction in junction leakage current occurs and thus lowering the band-to-band tunneling rate of the device.

FIG. 11 shows the effect on leakage current for various implant conditions of dLDD region 910 in an embodiment. Generally, increasing the dose for dLDD region 910 will reduce the junction abruptness at the source/drain interfaces to screening layer 902. With reduction in junction abruptness afforded by dLDD, junction leakage currents can be lowered for devices that include dLDD region 910.

FIG. 12 shows the effect that dLDD region 910 has on DIBL and σVt in an embodiment. DIBL and σVt begin to degrade with increasing doses for dLDD region 910. However, DIBL and σVt only slightly increase for doses up to 1×10¹⁴ atoms/cm². This minimal increase is more than offset by the decrease in junction leakage current at this dose. As a result, one exemplary nominal condition for dLDD region 910 for lower junction leakage current versus short channel control is implanting Arsenic at a dose of 1×10¹⁴ atoms/cm² with an energy of 14 keV in an embodiment.

The use of dLDD region 910 provides a direct way to reduce junction leakage current when implanted directly to the interface of screening layer 902 with source region 916 and drain region 918. A ten times reduction in junction leakage current is achieved using dLDD region 910. The benefits of transistor operation in the embodiment discussed above are obtained by only adding a single implant step to the fabrication process.

A phosphorous grading technique may be implemented to minimize junction leakage current by grading the interface between the screening layer and the source/drain and sLDD regions with a Phosphorous implant. FIG. 13 shows an exemplary phosphorous grading implant for the transistor structure. A grading layer 1301 is implanted at the targeted depth of an NMOS Boron screening layer 1300 prior to source/drain region 1304 implant, though the grading layer 1301 can be formed after the source/drain region 1304 implant is performed. Grading layer may be formed with a high dose of Phosphorous. Instead of implanting Arsenic for the dLDD region before the implant for the sLDD region, Phosphorous is implanted after formation of a sLDD region 1306 and after the second spacer which serves as a mask for forming the source/drain. The Phosphorous implant is physically farther away from screening layer 1302 than dLDD region 910 is from screening layer 902 in the dLDD approach. In effect, Phosphorous source/drain grading provides an indirect way to reduce junction leakage current in that it relies on implanted Phosphorous to diffuse towards the inner edges of source/drain region 1304 and screening layer 1302 interface.

FIG. 14 shows a comparison of a structure with different doses of Phosphorous at 2×10¹³ atoms/cm², 7×10¹³ atoms/cm², and 1×10¹⁴ atoms/cm². The comparison shows that a reduction in junction abruptness between the source/drain and the screening layer is achieved at higher doses of Phosphorous. In the embodiment, by reducing the junction abruptness of the screening layer 1302 between source/drain regions 1304, a reduction in junction leakage current occurs, thus lowering the band-to-band tunneling rate of the device.

FIG. 15 shows a comparison of junction leakage current for different doses of Phosphorous in an embodiment. Increasing the Phosphorous dose leads to a reduction in the junction leakage current. The decrease in junction leakage current is a result of the grading due to the enhanced lateral diffusion of the Phosphorous towards the screening layer 1302 and source/drain region 1304 interfaces.

FIG. 16 shows a comparison of DIBL and σVt at different doses and energies for Phosphorous, in an embodiment. As can be seen in the graph, if the implant energy is too high, a degradation in DIBL and σVt occurs, which can be due to subsurface punchthrough. As seen in the embodiment, an exemplary nominal Phosphorous grading condition for low junction leakage current and short channel control is approximately a dose of 2×10′⁴ atoms/cm² at an energy of 15 keV.

The use of Phosphorous grading provides an indirect way to reduce junction leakage current when implanted prior to or after the source/drain region 1304 implant. The benefits of transistor operation discussed above are obtained by adding or modifying only a single implant step to the fabrication process.

FIG. 17 shows a comparison of junction leakage current reduction for a dLDD embodiment, a Phosphorous grading embodiment, and a reference embodiment that does not include these approaches. As can be seen, an eleven times reduction in junction leakage current can be achieved in the dLDD approach. A three times reduction in junction leakage current can be achieved in the Phosphorous grading approach. In another embodiment, the two approaches can be combined to provide further reduction in junction leakage current, as much as twenty-eight times compared to the reference. Thus, an additive effect occurs by performing both approaches.

FIG. 18 shows a comparison of DIBL and σVt for each embodiment. A slight degradation in DIBL and σVt occurs when combining the dLDD approach with the Phosphorous grading approach. However, the reduction in junction leakage current provided by one or both approaches may more than offset any increases in DIBL and σVt.

Another technique for reducing junction leakage current is to perform a distributed source/drain implant process. FIGS. 19A-19C show the steps in an embodiment of this process. In FIG. 19A, after formation of the three layer stack underneath a gate 1902, a first spacer 1904 is formed on the sidewalls of gate 1902. A sLDD region 1906 is implanted into the structure. In FIG. 19B, an intermediate spacer 1908 is formed on first spacer 1904. A dLDD region 1910 is implanted into the structure. In FIG. 19C, a second spacer 1912 is formed on intermediate spacer 1908. Alternatively, intermediate spacer 1908 may be etched back before forming second spacer 1912. After second spacer 1912 is formed, source/drain regions 1914 are implanted into the structure.

The overall thickness of the spacers in the final device structure may be set at 25 nanometers. First spacer 1904 may be formed with SiN at a thickness of 6 nanometers. Intermediate spacer 1908 may be formed with SiON at a thickness in a range of 0 to 19 nanometers. Second spacer 1912 may be formed with SiON to have the total spacer offset be 25 nanometers.

The sLDD region 1906 may include a Germanium pre-amorphizing implant followed by Carbon implant and Arsenic dopant. The dLDD region 1910 may be implanted with Phosphorous. The source/drain regions 1914 may be implanted using Arsenic.

The use of Phosphorous for the material of dLDD region 1910 allows for dLDD region 1910 to be physically closer to the screening layer than Arsenic due to its higher diffusivity. As discussed in the dLDD process and the Phosphorous grading process, the dLDD region 1910 is preferably implanted at a depth of the screening layer to influence the screening layer to source/drain junction abruptness.

FIG. 20 shows an example of a reduction in junction abruptness as a result of different thicknesses for intermediate spacer 1908. Junction leakage current reduces as intermediate spacer 1908 thickness gets smaller.

FIG. 21 shows a comparison of sub-threshold current and junction leakage current for different thicknesses of intermediate spacer 1908 and different doses of Phosphorous. Significant reduction in junction leakage current can be obtained through modulation of intermediate spacer 1908 thickness and Phosphorous dose. For intermediate spacer 1908 thicknesses down to 5 nanometers, there is no significant affect on sub-threshold current.

FIG. 22 shows a comparison of DIBL and σVt for different thicknesses of intermediate spacer 1908. For thicknesses of intermediate spacer 1908 down to 5 nanometers, only minor penalties in DIBL and σVt are seen, insignificant to the overall gain obtained through the reduction of junction leakage for the transistor device.

Table I provides a comparison of exemplary conditions in a two offset spacer implementation versus a three offset spacer implementation. For SRAM, High Vt and Ultra-High Vt devices, use of an intermediate offset spacer offers a large advantage in junction leakage current outweighing the small loss in DIBL and σVt.

TABLE I Two Spacer Usage Three Spacer Usage Intermediate 0 nm (total 7 nm to 12 nm Spacer thickness thickness of two (assuming that spacers is when added to typically 19 nm) first spacer and third spacer, total spacer thickness equals 19 nm) Phosphorous Dose 2 × 10¹³ atoms/cm² 7 × 10¹³ atoms/cm² Junction Leakage 284 ρA/μm 25.1 ρA/μm (10x gain) V_(TSAT) 202 mV 190 mV V_(TLIN) 240 mV 232 mV DIBL 38 mV 42 mV (11% loss) σV_(TLIN) 3.24 mV 3.38 mV (4.3% loss)

An additional problem arises for narrow-Z as well as short channel devices during fabrication when back gate control is lost. Silicon loss due to shallow trench isolation erosion that occurs during a typical fabrication process allows for the source/drain implants to go deeper than desired. The source/drain depletion areas may touch each other and body contact to the anti-punchthrough and/or screening layer is disconnected. Increasing the dose for an anti-punchthrough layer or the screening layer may offset this problem but junction leakage current is adversely higher.

FIG. 23 shows an exemplary solution to this problem. At the source/drain masking step, a deep implant is performed prior to the source/drain region 2302 implant. A p-type-forming deep implant dopant, such as Boron, is used for a NMOS device. A n-type-forming deep implant dopant, such as Phosphorous or Arsenic, is used for a PMOS device. This implant forms a compensation layer 2304 preferably in alignment with the source/drain regions, to prevent the source/drain implants from diffusing too deep or getting too close to each other. Compensation layer 2304 can be formed using ion implant using doses that are consistent with the doses selected for the source/drain implants, and energies that are either consistent with or slightly higher than the energies for the source/drain implants. Compensation layer 2304 implant is preferably angled to help ensure placement of compensation 2304 at the desired location. Other aspects of specific recipes are tailored using conventional methods for the given dopant species. Note that compensation layer 2304 can be used in the context of a selective epitaxially formed source and drain structure as well. Compensation layer 2304 should have a peak near the bottom of the source/drain region and form a barrier to prevent the diffusion of the source and drain. In addition to preventing the loss of back gate control, this process can be easily implemented as a single implant step with no additional masking step or thermal process required. With the compensation layer 2304 being relatively deep, there is no effect on the channel layer. Compensation layer 2304 has a deeper and slower profile having minimal impact on junction leakage current.

The dLDD technique, the Phosphorous grading technique, the intermediate spacer technique, and the compensation layer technique discussed above may be performed alone or in any combination with each other for fabrication of a transistor device.

The foregoing Detailed Description refers to accompanying drawings to illustrate exemplary embodiments consistent with the invention. References in the Detailed Description to “one exemplary embodiment,” “an illustrative embodiment,” “an exemplary embodiment,” and so on, indicate that the exemplary embodiment described may include a particular feature, structure, or characteristic, but every exemplary or illustrative embodiment may not necessarily include that particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same exemplary embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is within the knowledge of those skilled in the relevant art(s) to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.

The exemplary embodiments described herein are provided for illustrative purposes, and are not limiting. Other embodiments are possible, and modifications may be made to the exemplary embodiments within the spirit and scope of the invention. Therefore, the Detailed Description is not meant to limit the invention. Rather, the scope of the invention is defined only in accordance with the subjoined claims and their equivalents.

The foregoing Detailed Description of the exemplary embodiments will so fully reveal the general nature of the invention that others can, by applying knowledge of those skilled in the relevant art(s), readily modify and/or adapt for various applications such exemplary embodiments, without undue experimentation, without departing from the spirit and scope of the invention. Therefore, such adaptations and modifications are intended to be within the meaning and plurality of equivalents of the exemplary embodiments based upon the teaching and guidance presented herein. It is to be understood that the phraseology or terminology herein is for the purpose of description and not of limitation, such that the terminology or phraseology of the present specification is to be interpreted by those skilled in the relevant art(s) in light of the teachings herein. 

1-7. (canceled)
 8. A method for fabricating a transistor with reduced junction leakage current, comprising: forming a layered stack, the layered stack including at least a doped screening layer and an undoped channel layer over the screening layer; forming a gate over the undoped channel layer, the gate having an effective gate length; forming a source region on one side of the date and a drain region on another side of the gate; wherein a depth of the doped screening layer is set a preselected distance below the gate such that the distance is a fraction of the effective gate length of the transistor, a thickness of the doped screening layer is preselected such that a bottom of the screen layer is above a bottom of the source region and a bottom of the drain region, the doped screen layer extends laterally to and contacts both the source region and the drain region.
 9. The method of claim 1, further comprising: forming a shallow lightly doped drain region in the undoped channel layer on either side of the gate and extending a defined distance inward from an outer edge of the gate; forming a deep lightly doped drain region on either side of the gate at a depth of the doped screening layer. 